

DYNAMIC ADDER WITH REDUCED LOGIC

Abstract of the Disclosure

5
sl A
A dynamic parallel adder is provided which eliminates the positive (or negative) complimentary carry generate and propagate signal logic normally used to implement a conventional dynamic parallel adder. The method for implementing the inventive adder uses a novel XOR configuration constructed with dynamic CMOS logic circuits.

1500-44.APP

009090" 91.060800